



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/648,857	08/25/2000	Dean Nobunaga	400.002US01	5906
7590 01/20/2004			EXAMINER	
FOGG SLIFER & POLGLAZE P A P O Box 581009			CHANG, ERIC	
	N 55458-1009		ART UNIT	PAPER NUMBER
• •			2116	П
			DATE MAILED: 01/20/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

				<u>ل</u> ا_			
		Application No.	Applicant(s)	J			
Office Action Summany		09/648,857	NOBUNAGA ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Eric Chang	2185				
Period fo	The MAILING DATE of this communication or Reply	n appears on the cover sneet v	vitn the correspondence address				
THE I - Exter after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATION Signs of time may be available under the provisions of 37 CI SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) days, period for reply is specified above, the maximum statutory preto reply within the set or extended period for reply will, by seply received by the Office later than three months after the set of patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a con. a reply within the statutory minimum of the period will apply and will expire SIX (6) MO statute, cause the application to become A	reply be timely filed irty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
1)[🖂	Responsive to communication(s) filed on	06 October 2003.					
2a)⊠	This action is FINAL . 2b)	This action is non-final.					
3)	Since this application is in condition for all closed in accordance with the practice und						
Dispositi	on of Claims						
4)🖂	Claim(s) 1-30 is/are pending in the applica	ation.					
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5)	Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-24</u> is/are rejected.						
7)🖂	Claim(s) 25-30 is/are objected to.						
8)[Claim(s) are subject to restriction a	ind/or election requirement.					
Applicati	on Papers						
•	The specification is objected to by the Exa						
10)	The drawing(s) filed on is/are: a) \Box	accepted or b) objected to	by the Examiner.				
	Applicant may not request that any objection to						
	Replacement drawing sheet(s) including the co	````	• • • • • • • • • • • • • • • • • • • •				
	The oath or declaration is objected to by the	ne Examiner. Note the attache	d Office Action or form PTO-152.	-			
Priority u	inder 35 U.S.C. §§ 119 and 120						
a)[* S 13)□ A si 37 a; 14)□ A	Acknowledgment is made of a claim for fo All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Bucke the attached detailed Office action for a cknowledgment is made of a claim for donnee a specific reference was included in the CFR 1.78. 1. The translation of the foreign language acknowledgment is made of a claim for done ference was included in the first sentence	ments have been received. ments have been received in a priority documents have been ureau (PCT Rule 17.2(a)). It is a list of the certified copies not mestic priority under 35 U.S.C. The first sentence of the specific provisional application has limestic priority under 35 U.S.C.	Application No In received in this National Stage t received. If a provisional application cation or in an Application Data Sheet. If a provisional Stage application Data Sheet.				
Attachment		A) [] 1	Summary /DTO 443) Dance N-(-)				
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948 nation Disclosure Statement(s) (PTO-1449) Paper No	3) 5) 🔲 Notice of	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)				

DETAILED ACTION

1. Claims 1-30 are pending.

Response to Arguments

2. Applicant's arguments with respect to claims 1-24 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

3. Claims 15, 19, 26-27 and 29-30 objected to because of the following informalities: all instances of "edge" or "edges" should read "signal edge" or "signal edges" for clarity.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claims 1, 6, 9 and 13 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. Claims 1 and 9 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting

Art Unit: 2185

to a gap between the necessary structural connections. See MPEP § 2172.01. The omitted structural cooperative relationships are: between the "edge position of at least one signal" and "other edges". It is unclear if the other edges comprise other edge positions, and if so, what their relationship with the first edge position is; for example, if the other edges precede, follow, or exist in parallel with said first edge position, or if the other edges are in the same signal or different signals. Likewise, the relationship between a "single signal" and "other signals" with respect to the adjusted duration is also unclear.

7. The term "certain number" in claims 6 and 13 is a relative term, which renders the claim indefinite. The term "certain number" is not defined by the claim, the specification does not provide a standard for ascertaining the requisite degree, and one of ordinary skill in the art would not be reasonably apprised of the scope of the invention.

Claim Rejections - 35 USC § 102

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 9. Claims 1, 3, 5, 9, 11-12, and 15-17 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent 5,936,977 to Churchill, et al.
- 10. As to claim 1, Churchill discloses a timing circuit comprising:

Art Unit: 2185

[a] a programmable non-volatile fuse circuit [FIG. 9, element 904, and col. 12, lines 63-67]; and

[b] an adjustable delay element coupled to the programmable non-volatile fuse circuit, the delay element has a plurality of propagation times selectable in response to the non-volatile fuse circuit [FIG. 9, element 902, and col. 12, lines 63-67].

Churchill teaches an adjustable delay element that is controlled by a programmable decode logic [col. 14, lines 11-15] that determines the propagation time of a signal through said adjustable delay element.

Furthermore, Churchill teaches that signal pulse widths may also be varied or adjusted [col. 3, lines 59-61], and that the adjustment is made by means of the programmable delay circuit [col. 12, lines 65-67]. Because Churchill teaches that the pulse widths are variable, Churchill teaches the duration of the signal is variable, and the relationships between any two signal edges within the signal are inherently adjusted by such modifications in the pulse width, substantially as claimed.

- 11. As to claims 3 and 11, Churchill discloses the programmable non-volatile fuse circuit comprises a plurality of flash memory cells [col. 14, lines 44-49].
- 12. As to claims 5, 12, and 16, Churchill discloses the adjustable delay element comprises a plurality of capacitors selectively coupled to a propagation path [col. 13, lines 41-45].

Art Unit: 2185

13. As to claim 9, Churchill discloses the adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element and edge relationships, substantially as claimed. Churchill further teaches that the adjustable timing circuit may be used to control access to an array of memory cells [col. 4, lines 6-30]. Therefore, Churchill teaches a memory device comprising both the memory and the adjustable timing circuit, substantially as claimed.

- 14. As to claim 15, Churchill discloses the adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element, substantially as claimed. Because Churchill teaches the circuit, Churchill also teaches the method implemented by the circuit, substantially as claimed. Furthermore, because Churchill teaches that the timing circuit is edge-triggered [col. 13, lines 21-31], Churchill teaches selecting an edge position in order to subsequently adjust the timing.
- As to claim 17, Churchill discloses the programmable non-volatile fuse circuit comprises a plurality of floating gate transistors [col. 14, lines 44-49]. Churchill teaches that the programmable element may comprise any type of programmable element, such as an electrical fuse comprising a floating gate transistor.

Claim Rejections - 35 USC § 103

16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2185

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

- 17. Claims 2, 4, 10 and 18-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 5,936,977 to Churchill, et al. in view of U.S. Patent 6,219,813 to Bishop, et al.
- 18. As to claims 2, 10, and 18, Churchill discloses the adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element, substantially as claimed. Furthermore, Churchill teaches that the output from the programmable non-volatile fuse circuit may be sent to a multiplexor prior to being used to configure the adjustable delay element [FIG. 11B, elements 1117 and 1119, and col. 14, lines 15-25]. However, Churchill does not teach that the circuit further comprises a volatile latch coupled between the programmable non-volatile fuse circuit and the adjustable delay element.

Bishop teaches that an adjustable delay element may be controlled by output from configuration latches or multiplexors [FIG. 1, element 110 and 122, and col. 5, lines 7-11]. Bishop therefore teaches a circuit that controls the adjustable delay element, and that such a circuit may comprise either multiplexors, as taught by Churchill, or latches, substantially as claimed.

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ configuration latches as taught by Bishop. One of ordinary skill in the art would have been motivated to do so that the configuration information from the programmable fuse circuit may be used to control the adjustable delay element.

Art Unit: 2185

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of using a programmable delay system to adjust the timing of memory control signals. Moreover, the latch means taught by Bishop would improve the flexibility of Churchill because it allowed the configuration to be maintained to the adjustable delay circuit even if the fuse circuit were subsequently reprogrammed.

19. As to claim 4, Churchill teaches all of the limitations of the claim but does not teach that the circuit further comprises a latch coupled to an output of the adjustable delay element.

Bishop teaches a latch coupled to an output of the adjustable delay element [FIG. 1, element 114].

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ the output latch as taught by Bishop. One of ordinary skill in the art would have been motivated to do so that the output from the adjustable delay element may be compared with other outputs for testing purposes.

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of using a programmable delay system to adjust the timing of memory control signals. Moreover, the latch means taught by Bishop would improve the utility of Churchill because comparing the output from the adjustable delay element with other outputs for testing purposes can result in improving the timing of the memory system [col. 5, lines 11-20].

Art Unit: 2185

- 20. As to claim 19, Churchill and Bishop disclose the adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element via volatile latches, substantially as claimed. Because Churchill and Bishop teach the circuit, Churchill and Bishop also teach the method implemented by the circuit, substantially as claimed. Furthermore, because Churchill teaches that the timing circuit is edge-triggered [col. 13, lines 21-31], Churchill teaches selecting an edge position in order to subsequently adjust the timing.
- 21. As to claim 20, Churchill discloses the adjustable delay element comprises a plurality of capacitors selectively coupled to a propagation path [col. 13, lines 41-45].
- 22. As to claim 21, Churchill discloses the programmable non-volatile fuse circuit comprises a plurality of floating gate transistors [col. 14, lines 44-49]. Churchill teaches that the programmable element may comprise any type of programmable element, such as an electrical fuse comprising a floating gate transistor.
- As to claims 22 and 24, Churchill and Bishop disclose the method of using an adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element via volatile latches, substantially as claimed. Churchill further teaches that the adjustable timing circuit may be used to test a memory system [col. 3, lines 21-37]. Because Churchill teaches the method, Churchill also teaches the method to test a memory system implementing said method, substantially as claimed. Furthermore, because Churchill teaches

Art Unit: 2185

that the timing circuit is edge-triggered [col. 13, lines 21-31], Churchill teaches selecting an edge position in order to subsequently adjust the timing.

In addition, Churchill teaches how the timing of the memory signals may be monitored and stored in a scan register memory, and that the adjustable timing circuit may be subsequently reprogrammed in response to the results in order to improve the timing of the memory system [col. 3, 48-61]. Churchill therefore teaches using a sequential process of programming a propagation path delay time, testing the results, and adjusting the propagation path delay time thereafter, substantially as claimed

- As to claim 23, Churchill discloses the programmable non-volatile fuse circuit comprises a plurality of floating gate transistors [col. 14, lines 44-49]. Churchill teaches that the programmable element may comprise any type of programmable element, such as an electrical fuse comprising a floating gate transistor. Churchill also teaches that the method may be used to test access to synchronous memory [col. 3, lines 21-37], such as a flash memory, substantially as claimed.
- 25. Claims 6-8 and 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent 5,936,977 to Churchill, et al. in view of U.S. Patent 6,219,813 to Bishop, et al., and in further view of U.S. Patent 6,067,648 to Hunter, et al.
- 26. As to claim 6, Churchill discloses a timing circuit comprising:

Art Unit: 2185

[a] a programmable non-volatile fuse circuit [FIG. 9, element 904, and col. 12, lines 63-67]; and

[b] a plurality of delay elements coupled to the volatile latch, comprising propagation paths, a plurality of capacitors selectively coupled to the propagation path selectable in response to the non-volatile fuse circuit [FIG. 9, element 902, and col. 12, lines 63-67].

Furthermore, Churchill teaches that the output from the programmable non-volatile fuse circuit may be sent to a multiplexor prior to being used to configure the adjustable delay element [FIG. 11B, elements 1117 and 1119, and col. 14, lines 15-25]. However, Churchill does not teach that the circuit further comprises a volatile latch coupled between the programmable non-volatile fuse circuit and the adjustable delay element.

Bishop teaches that an adjustable delay element may be controlled by output from configuration latches or multiplexors [FIG. 1, element 110 and 122, and col. 5, lines 7-11]. Bishop therefore teaches a circuit that controls the adjustable delay element, and that such a circuit may comprise either multiplexors, as taught by Churchill, or latches, substantially as claimed.

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ configuration latches, whereby a plurality of delay elements coupled to the volatile latch, comprising propagation paths, a plurality of capacitors selectively coupled to the propagation path selectable in response to the volatile latch, as taught by Bishop. One of ordinary skill in the art would have been motivated to do so that the configuration information from the programmable fuse circuit may be used to control the adjustable delay element.

Art Unit: 2185

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of using a programmable delay system to adjust the timing of memory control signals. Moreover, the latch means taught by Bishop would improve the flexibility of Churchill because it allowed the configuration to be maintained to the adjustable delay circuit even if the fuse circuit were subsequently reprogrammed.

Churchill and Bishop teach all of the limitations of the claim, but does not teach a plurality of flip-flops triggered by a signal edge and reset by delay from the programmable delay elements.

Hunter teaches flip-flops that are triggered by a clock signal edge [col. 27, lines 24-26] and reset by the output of a programmable delay chain [col. 28, lines 38-57].

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ the flip-flops as taught by Hunter. One of ordinary skill in the art would have been motivated to do so that signals latched in the flip-flops would be held until the programmed delay has elapsed.

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of using a programmable delay to control timing issues. Moreover, the flip-flop means taught by Hunter would improve the utility of Churchill and Bishop because it allowed data to be held in the flip-flop and synchronized to the corrected timing signal.

Art Unit: 2185

As to claims 7 and 14, Churchill discloses the adjustable delay element comprises a plurality of capacitors selectively coupled to a propagation path [col. 13, lines 41-45]. When combined with the configuration latch taught by Bishop, said plurality of capacitors is selectively activated by the volatile latch circuit, substantially as claimed.

- As to claim 8, Bishop discloses the circuit further comprises logic circuitry coupled to an input of the plurality of adjustable delay elements [FIG. 1, element 110 and 122, and col. 5, lines 7-11], and latch circuitry coupled to an output of the plurality of adjustable delay elements [FIG. 1, element 114].
- 29. As to claim 13, Churchill, Bishop and Hunter disclose the adjustable timing circuit comprising a programmable non-volatile fuse circuit that controls an adjustable delay element via a volatile latch circuit, and the flip-flops triggered and reset thereon, substantially as claimed. Churchill further teaches that the adjustable timing circuit may be used to control access to an array of SRAM memory cells [col. 4, lines 6-30]. Therefore, Churchill, Bishop and Hunter teach a synchronous memory device comprising both the memory and the adjustable timing circuit, substantially as claimed.

Allowable Subject Matter

30. Claims 25-30 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Art Unit: 2185

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

32. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Chang whose telephone number is (703) 305-4612. The examiner can normally be reached on M-F 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on (703) 305-9717. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Art Unit: 2185

ec

Page 14

THOMAS LEE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2101)